Please wait a minute...
浙江大学学报(工学版)
J4  2011, Vol. 45 Issue (3): 467-471    DOI: 10.3785/j.issn.1008-973X.2011.03.012
电气工程     
基于历史链接关系的指令高速缓存低功耗方法
龚帅帅,吴晓波,孟建熠,丁永林
浙江大学 超大规模集成电路设计研究所,浙江 杭州 310027
Linking history based low-power instruction cache
GONG Shuai-shuai, WU Xiao-bo, MENG Jian-yi, DING Yong-lin
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
 全文: PDF  HTML
摘要：

针对现代嵌入式处理器中指令高速缓存功耗显著的问题,提出一种基于Cache行间访问历史链接关系的指令高速缓存低功耗方法.通过创建独立可配置的顺序及跳转链接表项,利用链接表项中缓存的历史信息,消除Cache行间访问时对标志位存储器和冗余路数据存储器的访问功耗.进一步提出可复用的链接状态单元,克服了传统方法中由于缓存缺失引起的清空和重建链接表项的缺陷,显著降低了指令高速缓存访问功耗.实验表明,与传统指令高速缓存相比,本方法在取指单元面积仅增加1.35%的情况下,可平均减少标志位存储器访问次数96.38%.
Abstract:

A low power instruction cache accessing method based on inter-line linking history was proposed to reduce the power dissipation of instruction cache, which is more significant in modern embedded processor.  By creating configurable sequential and jumping linking table (SJLT), this method eliminates the inter-line accessing power of tag and redundant data memory. Moreover, a reusable linking status unit (LSU) is also created to solve the linking table flush and reconstruction problem caused by cache miss in the traditional methods. Utilizing both SJLT and LSU effectively, significant reduction on dynamic power consumption was successfully achieved. Experimental results showed that, in comparison with the traditional instruction cache, the novel method reduced 96.38% of the tag access with only 1.35% area increment of instruction fetch unit．
出版日期: 2012-03-16
:  TP 302.2  
基金资助:

 国家自然科学基金资助项目（90707002，60906012）.
通讯作者: 吴晓波，男，教授.     E-mail: wuxb@vlsi.zju.edu.cn
作者简介: 龚帅帅（1985-），男，四川自贡人，硕士生，主要从事嵌入式处理器设计与研究.E-mail: gongss@vlsi.zju.edu.cn
服务　　
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章　　

引用本文:

龚帅帅,吴晓波,孟建熠,丁永林. 基于历史链接关系的指令高速缓存低功耗方法[J]. J4, 2011, 45(3): 467-471.

GONG Shuai-shuai, WU Xiao-bo, MENG Jian-yi, DING Yong-lin. Linking history based low-power instruction cache. J4, 2011, 45(3): 467-471.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2011.03.012    或    http://www.zjujournals.com/eng/CN/Y2011/V45/I3/467

［1］ MONTANARO J, WITEK R T, ANNE K, et al. A 160MHz,32-b, 0.5-W CMOS RISC microprocessor ［J］. SolidState Circuits, 1996, 31(11):1703-1714．
［2］ PANWAR R, RENNELS D. Reducing the frequency of tag compares for low power I-cache design ［C］ ∥ISLPED’95. California, United States: ACM, 1995: 57-62．
［3］ SU C, DESPAIN A M. Cache designs for energy efficiency ［C］∥ Proceedings of the 28th International Conference on System Sciences. Hawaii, USA: IEEE Computer Society, 1995: 306-315．
［4］ KIN J, MUNISH G, MANGIONESMITH W H. The filter cache: an energy efficient memory structure ［C］∥ Proceedings of 30th Annual IEEE/ACM International Symposium on Microarchitecture. San Diego, California, USA: IEEE Computer Society, 1997:184-193．
［5］ BELLAS N, HAJJ I N, POLYCHRONOPOULOS C D, et al. Architectural and compiler techniques for energy reduction in highperformance microprocessors ［J］. Very Large Scale Integration (VLSI) Systems, 2000, 8(3): 317-326．
［6］ YANG Chialin, LEE Chienhao. HotSpot Cache: joint temporal and spatial locality exploitation for ICache energy reduction ［C］ ∥ Proceedings of the 2004 International Symposium on Low Power Electronics and Design. Newport Beach, California, USA: ACM, 2004: 9-11．
［7］ MA A, ZHANG M, ASANOVIC K. Way memorization to reduce fetch energy in instruction Cache ［C］∥ Workshop on ComplexityEffective Design, ISCA28. Goteborg, Sweden: IEEE Computer Society, 2001．

［8］ ZHANG Youtao, YANG Jun. Low cost instruction Cache designs for tag comparison elimination ［C］ ∥ Proceedings of the 2003 International Symposium on Low Power Electronics and Design. Seoul, Korea: ACM, 2003: 266-269．
［9］ ZHANG Mingming, CHANG Xiaotao, ZHANG Ge. Reducing cache energy consumption by tag encoding in embedded processors ［C］∥Proceedings of the 2007 International Symposium on Low Power Electronics and Design. Portland, Oregon, USA: ACM, 2007: 367-370．
［10］ 孟建熠,黄凯,严晓浪,等. 应用于SoC功能验证的快速处理器仿真模型 ［J］. 浙江大学学报:工学版,2009,43(3)：401-405．
MENG Jianyi, HUANG Kai, YAN Xiaolang, et al. Fast processor simulation model for SoC function verification ［J］. Journal of Zhejiang University: Engineering Science,2009,43(3)：401-405．
［11］ CSKY Microsystems. 32-bit high performance and low power embedded processor ［EB/OL］. 2003-07-10. http:∥www.c-sky.com
[1] 傅朝阳, 高济, 周尤明. 基于承诺的agent组织描述工具[J]. J4, 2011, 45(4): 627-636.
[2] 徐鸿明,孟建熠,严晓浪,葛海通. 基于高速缓存资源共享的TLB设计方法[J]. J4, 2011, 45(3): 462-466.