电子科学 |
|
|
|
|
基于LDPC/Turbo双模译码器的自适应迭代译码算法研究 |
王秀敏, 洪芳菲, 殷海兵, 李正权, 肖丙刚 |
中国计量大学 信息工程学院, 浙江 杭州 310018 |
|
Research on adaptive iterative decoding algorithm based on LDPC/Turbo dual-mode decoder |
WANG Xiumin, HONG Fangfei, YIN Haibing, LI Zhengquan, XIAO Binggang |
College of Information Engineering, China Jiliang University, Hangzhou 310018, China |
引用本文:
王秀敏, 洪芳菲, 殷海兵, 李正权, 肖丙刚. 基于LDPC/Turbo双模译码器的自适应迭代译码算法研究[J]. 浙江大学学报(理学版), 2016, 43(5): 573-579.
WANG Xiumin, HONG Fangfei, YIN Haibing, LI Zhengquan, XIAO Binggang. Research on adaptive iterative decoding algorithm based on LDPC/Turbo dual-mode decoder. Journal of ZheJIang University(Science Edition), 2016, 43(5): 573-579.
链接本文:
https://www.zjujournals.com/sci/CN/10.3785/j.issn.1008-9497.2016.05.014
或
https://www.zjujournals.com/sci/CN/Y2016/V43/I5/573
|
[1] GALLAGER R G. Low-density parity-check codes[J]. IEEE Information Theory,1962,8(1):21-28. [2] BERROU C, GLAVIEUX A, THITIMAJSHIMA P. Near Shannon limit error-correcting coding and decoding: Turbo-codes[C]//IEEE ICC'93. Geneva:IEEE,1993:1064-1070. [3] SUN Y, JOSEPH R C. A flexible LDPC/Turbo decoder architecture[J]. J Sign Process Syst,2011,64(1):1-16. [4] FONSEKA J P, DOWLING E M, BROWN T K, et al. Constrained interleaving of Turbo product codes[J]. IEEE Communications Letters,2012,16(9):58-63. [5] HUNG L C, SHIANG Y C. Multi-mode radix-4 SISO kernel design for Turbo/LDPC decoding[J]. IEEE Very Large Scale Integration(VLSI) Systems,2015,23(10):2256-2267. [6] ALEXIOS B S, ANDREAS B. Density evolution for Min-Sum decoding of LDPC codes under unreliable message storage[J]. IEEE Communications Letters,2014,18(5):849-852. [7] XIA Tian, WU H C, HUANG S C H. A new stopping criterion for fast low-density parity-check decoders[C]//IEEE Global Communications Conference (GLOBECOM).Atlanta:IEEE,2013:3661-3666. [8] WANG Hua, FAN Guangrong, KUANG Jingming. A hybrid low complexity decoding of LDPC codes[C]//Wireless, Mobile and Multimedia Networks (ICWMNN 2010), IET 3rd International.Beijing:IET,2010: 108-112. [9] CHEN Jienan, HU Jianhao. High throughput stochastic Log-MAP Turbo-decoder based on low bits computation[J]. IEEE Signal Processing Letters,2013,20(11):1098-1101. [10] WIBERG N, LOELIGER H A, KOTTER R. Codes and iterative decoding on general graphs[C]//IEEE Information Theory. Whistler:IEEE,1995:468. [11] CONDO C, MARTINA M, MASERA G. VLSI implementation of a multi-mode Turbo/LDPC decoder architecture[J]. IEEE Transactions on Circuits and Systems I-Regular Papers, 2013,60(6):1441-1454. [12] ZHAO Ming, ZHANG Xiaolin, ZHAO Ling, et al. Design of a high-throughput QC-LDPC decoder with TDMP scheduling[J]. IEEE Circuits and Systems-II: Express Briefs,2015,62(1):14-25. [13] MARCO B, FRANCO C. Optimization of the parity-check matrix density in QC-LDPC code-based MCEliece cryptosystems[C]//Communications Workshops (ICC), 2013 IEEE International.Budapest:IEEE,2013:707-711. [14] 李刚,黑勇,周玉梅,等.动态调整最大迭代次数的奇偶校验码迭代译码方法:CN200710177791.5[P].2009-05-27. LI Gang, HEI Yong, ZHOU Yumei, et al. Iterative Decoding Method for Dynamically Adjusting the Maximum Iteration Number of Parity Check Code:CN200710177791.5[P].2009-05-27. [15] 韩国军, 刘星成. LDPC码的信道自适应迭代译码算法[J].电路与系统学报,2010,15(1):102-107. HAN Guojun, LIU Xingcheng. An adaptive data hiding algorithm in wavelet domain based on texture analysis[J]. Journal of Circuits and Systems,2010,15(1):102-107. [16] LIU C H, YEN S W. CHEN C L, et al. An LDPC decoder chip based on self-routing network for IEEE 802.16e applications[J]. IEEE Journal of Solid Circuits,2008,43(3):684-694. [17] WANG Wenjun, WU Xiaoguang, ZHU Xiaoxuan. A 223Mbps FPGA implementation of (10 240, 5 120) irregular structured low density parity check decoder[C]//IEEE Vehicular Technology Conference.Singapore:IEEE,2008:761-771. [18] 谢天娇,袁瑞佳,陈超.基于FPGA最大迭代次数可变的LDPC译码器设计[J].空间电子技术,2015,12(2):68-71. XIE Tianjiao, YUAN Ruijia, CHEN Chao. A max iterative variable LDPC decoder based on FPGA[J]. Space Electronic Technology,2015,12(2):68-71. [19] MURUGAPPA P, BAZIN J N, BAGHDADI A, et al. FPGA prototyping and performance evaluation of multi-standard Turbo/LDPC encoding and decoding[C]//Rapid System Prototyping (RSP), 2012 23rd IEEE International. Tampere:IEEE,2012:143-148. |
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
|
Shared |
|
|
|
|
|
Discussed |
|
|
|
|