MARCULESCU R, OGRAS U Y, PEH L S, et al. Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28(1): 3-21.
 BELL S, EDWARDS B, AMANN J, et al. TILE64 processor: a 64-core SoC with mesh interconnect [C]//IEEE International Solid-State Circuits Conference-Digest of Technical Papers. San Francisco: IEEE, 2008: 88-89.
 VANGAL S, HOWARD J, RUHL G, et al. An 80-Tile 1.28TFLOPS network-on-chip in 65nm CMOS[C]//IEEE International Solid-State Circuits Conference-Digest of Technical Papers. San Francisco: IEEE, 2007: 98-99.
 KOREN I, KOREN Z. Defect tolerance in VLSI circuits: techniques and yield analysis [J]. Proceedings of the IEEE, 1998, 86(9): 1819-1838.
 KAHLE J A, DAY M N, HOFSTEE H P, et al. Introduction to the cell multiprocessor [J]. IBM Journal of Research and Development, 2005, 49(4.5): 589-604.
 PALESI M, KUMAR S, CATANIA V. Leveraging partially faulty links usage for enhancing yield and performance in Networks-on-Chip [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010, 29(3): 426-440.
 RODRIGO S, HERNANDEZ C, FLICH J, et al. Yield-oriented evaluation methodology of network-on-chip routing implementations [C]//International Symposium on System-on-Chip. Tampere: IEEE, 2009: 100-105.
 SHAMSHIRI S, CHENG K T. Modeling yield, cost, and quality of a spare-enhanced multicore chip [J]. IEEE Transactions on Computer, 2011, 60(9): 1246-1259.
 SHAMSHIRI S, CHENG K T. Yield and cost analysis of a reliable NoC [C]//IEEE VLSI Test Symposium. Washington: IEEE, 2009: 173-178.
 SHAMSHIRI S, CHENG K T. Modeling yield, cost, and quality of an NoC with uniformly and non-uniformly distributed redundancy [C]//VLSI Test Symposium. Santa Cruz: IEEE, 2010: 194-199.
 LAN Fan, PAN Yun, CHENG K T. An efficient network-on-chip yield estimation approach based on Gibbs sampling [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(3): 447-457.
 KOLOGESKI A, CONCATTO C, MATOS D, et al. Combining fault tolerance and serialization effort to improve yield in 3D networks-on-chip [C]//International Conference on Electronics, Circuits, and Systems. Dubayy: IEEE, 2013: 125-128.
 KAHNG A B, LI B, PEH L S, et al. Orion 2.0: a fast and accurate NoC power and area model for early-stage design space exploration [C]//Design, Automation Test in Europe Conference Exhibition. France: IEEE, 2009: 423-428.
 CHENG Ai-lian, PAN Yun, YAN Xiao-lang, et al. A general communication performance evaluation model based on routing path decomposition [J]. Journal of Zhejiang University-Science C: Computers and Electronics, 2011, 12(7): 561-573.
 于绩洋,刘鹏,华幸成,等.片上光电互连的多核系统仿真方法[J].浙江大学学报:工学版,2015, 49(11): 2214-2222. YU Ji-yang, LIU Peng, HUA Xing-cheng, et al. Simulation approach of nybrid optical-electrical on-chip interconnects for multicore systems [J]. Journal of Zhejiang University: Engineering Science, 2015, 49(11): 2214-2222.
 CHIU G M. The odd-even turn model for adaptive routing [J]. IEEE Transactions on Parallel and Distributed Systems, 2000, 11(7): 729-738.
 MEJIA A, FLICH J, DUATO J, et al. Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and tori [C]//Parallel and Distributed Processing Symposium. Rhodes Island: IEEE, 2006: 10-15.
 FLICH J, MEJIA A, LOPEZ P, et al. Region-based routing: an efficient routing mechanism to tackle unreliable hardware in network on chips [C]//International Symposium on Networks-on-Chip. Princeton: IEEE, 2007: 183-194.
 全励,程爱莲,潘赟,等.基于旁路通道的片上网络差别型服务实现方法[J].浙江大学学报:工学版,2013,47(6): 957-968. QUAN Li, CHENG Ai-lian, PAN Yun, et al. Bypassed channels based differentiated service implementation method for network-on-chip [J]. Journal of Zhejiang University: Engineering Science, 2013, 47(6): 957-968.
 HU J, MARCULESCU R. Energy-and performance-aware mapping for regular NoC architectures [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(4): 551-562.
 KHOROUSH S, RESHADI M. A fault tolerant approach for application-specific network-on-chip [C]//NORCHIP. Lithuania: IEEE, 2013: 1-6.
 CONG J, LIU C, REINMAN G. Aces: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip [C]//Design Automation Conference (DAC). Anaheim: IEEE, 2010: 443-448.
 PALESI M, HOLSMARK R, KUMAR S, et al. Application specific routing algorithms for networks on chip [J]. IEEE Transactions on Parallel and Distributed Systems, 2009, 20(3): 316-330.
 ROBERT C, GEORGE C. Monte Carlo statistical methods [M]. 2nd ed. New York: Springer, 2004: 325-330.
 SHAO J. Mathematical statistics [M]. 2nd ed. New York: Springer, 2003: 524-530.