[1] 林来兴,张小琳.迎接"轨道革命"——微小卫星的飞速发展[J].航天器工程,2016,25(2):97-105. LIN Lai-xing, ZHANG Xiao-lin. To meet "revolution in orbit":rapid development of micro-small satellite[J]. Spacecraft Engineering, 2016, 25(2):97-105.
[2] 李亮,王洪,刘良玉,等.微小卫星星座与编队技术发展[J].空间电子技术,2017(1):1-3. LI Liang, WANG Hong, LIU Liang-yu, et al. Development of micro-satellite constellation and formation technologies[J]. Space Electronic Technology, 2017(1):1-3.
[3] 王喜文,朱旭东.精确的时间同步技术[J].现代雷达,2008,30(8):91-93. WANG Xi-wen, ZHU Xu-dong. Accurate time synchronization technology[J]. Modern Radar, 2008, 30(8):91-93.
[4] MAFFEZZONI P, ZHANG Z, DANIEL L. A study of deterministic jitter in crystal oscillators[J]. IEEE Transactions on Circuits and Systems, 2014, 61(4):1044-1054.
[5] TIAN M, WANG Z, XU J. Design of a novel differential quadrature crystal oscillator[J]. Analog Integrated Circuits and Signal Processing, 2014, 78(3):827-833.
[6] 张献中,张涛.频率合成技术的发展及应用[J].电子设计工程,2014, 22(3):142-145. ZHANG Xian-zhong, ZHANG Tao. The development and application of frequency synthesis technology[J]. Electronic Design Engineering, 2014, 22(3):142-145.
[7] LIU C, JI J, QI A, et al. Design of direct digital synthesizer based on FPGA[J]. Advanced MaterialResearch, 2013, 748:829-832.
[8] SI C, XU C, CHU G. Design and optimization of microwave frequency synthesizer based on DDS[J]. Applied Mechanics and Materials, 2012, 136:380-385.
[9] 宋克非.FPGA在航天遥感器中的应用[J].光机电信息,2010,27(12):49-55. SONG Ke-fei, Application of FPGA in aerospace remote sensing systems[J]. OME Information, 2010, 27(12):49-55.
[10] 侯伶俐.FPGA中DCM的设计研究[D].成都:电子科技大学,2012. HOU Ling-li. The design and research of DCM inFPGA[D]. Chengdu:University of electronic science and technology of China, 2012.
[11] 封彦彪,刘兴春.基于XilinxFPGA的时钟管理设计与实现[J].电子测量技术,2010,33(10):52-55. FENG Yan-biao, LIU Xing-chun. Design and implementation of clock management based on XilinxFPGA[J]. Electronic Measurement Technology, 2010,33(10):52-55.
[12] 贾亮,马兴,孙伟,等.基于XilinxFPGADCM的研究与设计[J].电子测量技术,2014,37(10):85-88. JIA Liang, MA Xing, SUN Wei, et al. Research and design based on Xilinx FPGA DCM[J]. Electronic Measurement Technology, 2014, 37(10):85-88.
[13] 宋屾,焦淑红,胡尔富.时钟抖动和相位噪声关系的研究[J].应用科技,2006,33(4):1-6. SONG Shen, JIAO Shu-hong, HU Er-fu. Study of the relation between the clock jitter and phase noise[J]. Application Science and Technology, 2006, 33(4):1-6.
[14] 盛骤,谢式千,潘承毅,等.概率论与数理统计:第4版[M].北京:高等教育出版社,2008:30-83.
[15] 段宗明,柴文乾,代传堂.时钟抖动和相位噪声对数据采集的影响[J].雷达科学与技术,2010, 8(4):372-375. DUAN Zong-ming, CHAI Wen-qian, DAI Chuan-tang. Effect of clock jitter and phase noise on dataacquisition[J]. Radar Science and Technology, 2010,8(4):372-375.
[16] GARDNER, FLOYD M. Charge-pump phase-locked loops[J]. IEEE Transactions on Communication, 1980, 28(11):1849-1858.
[17] XU X, LIU H, TAN W. Parameters design of 1.25 GHz low jitter charge pump PLL[C]. ICEICE, 2011:318-3421.
[18] 杜云飞.用于时钟信号发生的锁相环电路的设计[D].哈尔滨:哈尔滨工业大学,2015. DU Yun-Fei. Design of phase-locked loops circuits for generate clock signal[D]. Harbin:Harbin institute of technology, 2015.
[19] Xilinx, Spartan-6 FPGA Clocking Resources User Guide[EB/OL].[2017-03-22]. http://china.xilinx.com/support/documentation/user_guides/ug382.pdf.html. |