Please wait a minute...
J4  2014, Vol. 48 Issue (1): 118-123    DOI: 10.3785/j.issn.1008-973X.2014.01.018
计算机技术﹑电信技术     
高速串行系统码间干扰及等效电压噪声
许雪梅,倪兰,张键洋,刘丽娟,邓联文,曹粲,杜作娟
中南大学 物理与电子学院,湖南 长沙 410083
Inter-symbol interference and equivalent voltage noise  of high-speed serial system
XU Xue-mei, NI Lan, ZHANG Jian-yang, LIU Li-juan, DENG Lian-wen, CAO Can, DU Zuo-juan
School of Physics and Electronics, Central South University, Changsha 410083, China
 全文: PDF(1150 KB)   HTML
摘要:

为了研究码间干扰(ISI)对高速串行系统的影响以及不同均衡方式消除码间干扰的性能,在分析码间干扰产生机制的基础上,建立基于传输线的等效电路模型,计算码间干扰的概率密度函数,给出码间干扰的等效电压噪声解析式.根据码间干扰概率分布估算等效电压噪声,与基于矩阵分解的估算结果进行对比,验证了等效电压噪声的有效性.建立高速串行通信系统的抖动模型,采用等效电压噪声的抖动衡量方法,对比了采用不同均衡方式消除码间干扰的效果,给出新的均衡性能评价指标,讨论了等效电压噪声指标与传统指标的关系及适用范围.

Abstract:

The mechanism of inter-symbol interference (ISI) formation was analyzed in order to analyze the impact of ISI on the high-speed serial systems and performance of different ways of equalization to eliminate ISI. An equivalent circuit model without loss was built according to the transmission line theory and calculation of the probability density function for ISI. An analytic formula of ISI was proposed in the form of equivalent voltage noise. The estimate based on the probability distribution was proved validity  compared with the estimate based on the matrix decomposition. By constructing the jitter model of a high-speed serial communication system, the equivalent voltage noise of the system inter-symbol interference in a certain period of time was calculated for different equalization. The effect of mitigating ISI in different equalization manner was compared and a new evaluation indicator for equalization performance was provided. The relationship between the equivalent voltage noise and traditional indicators was discussed, as well as the scope of application.

出版日期: 2014-01-01
:  TN 98  
基金资助:

国家自然科学基金资助项目(60771028).

作者简介: 许雪梅(1971-),女,副教授,从事高速电路系统信号完整性与图像处理的研究. E-mail:xuxuemei999@126.com
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
RSS
作者相关文章  

引用本文:

许雪梅,倪兰,张键洋,刘丽娟,邓联文,曹粲,杜作娟. 高速串行系统码间干扰及等效电压噪声[J]. J4, 2014, 48(1): 118-123.

XU Xue-mei, NI Lan, ZHANG Jian-yang, LIU Li-juan, DENG Lian-wen, CAO Can, DU Zuo. Inter-symbol interference and equivalent voltage noise  of high-speed serial system. J4, 2014, 48(1): 118-123.

链接本文:

http://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2014.01.018        http://www.zjujournals.com/eng/CN/Y2014/V48/I1/118

[1] SINGH H, GILL S S. Approaches to channel equalization [C]∥ Advanced Computing and Communication Technologies (ACCT). Panipat : [s. n.], 2012: 172-175.
[2] SONG San-quan, STOJANOVIC V. A 6.25 Gb/s voltage-time conversion based fractionally spaced linear receive equalizer for mesochronous high-speed links [J]. Solid-State Circuits, 2011, 46(5): 1183-1197.
[3] LEE H, CHANG K Y K, CHUN J H, et al. A 16 Gb/s link, 64 GB/s bidirectional asymmetric memory interface [J]. Solid-State Circuits, 2009, 44(4):1235-1247.
[4] BALAMURUGAN G, CASPER B, JAUSSI J E, et al. Modeling and analysis of high-speed I/O links [J]. Advanced Packaging, 2009, 32( 2): 237-247.
[5] ANALUI B, BUCKWALTER J F, HAJIMIRI A. Data-dependent jitter in serial communications [J]. Microwave Theory and Techniques, 2005, 53(11):3388-3397.
[6] LIU C, CAROSELLI J. Comparison of signaling and equalization schemes in high speed SerDes (10-25 Gb/s) [C]∥ DesignCon. Santa: [s. n.], 2007.
[7] CAROSELLI J, LIU C. An analytic system model for high speed interconnects and its application to the specification of signaling and equalization architectures for 10Gbps backplane communication [C]∥DesignCon.Santa Clara: [s. n.], 2006.
[8] YAO Wei, SHI Yi-yu, HE Lei, et al. Worst-case estimation for data-dependent timing jitter and amplitude noise in high-speed differential link [J]. Very Large Scale Integration (VLSI) Systems, 2012, 20(1):89-97.
[9] 钟华,郑林华,金国平.基于最大比特速率准则的FMT频域均衡算法[J].电子与信息学报,2010, 32(6): 1429-1434.
ZHONG Hua, ZHENG Lin-hua, JIN Guo-ping. Bit-rate maximization frequency-domain equalization algorithm for FMT systems [J]. Journal of Electronics and Information Technology, 2010, 32(6): 1429-1434.
[10] BAJPAI A, LAKSHMANAN M K, NIKOOKAR H. Channel equalization in wavelet packet modulation by minimization of peak distortion [C]∥ Personal Indoor and Mobile Radio Communications (PIMRC) . Toronto: IEEE, 2011:152-156.
[11] REN Ji-hong, KYUNG S O. Multiple edge responses for fast and accurate system simulations [J]. IEEE Transactions on Advanced Packaging, 2008, 31(4):741-748.
[12] STOJANOVIC V, HOROWITZ M. Modeling and analysis of high-speed links [C]∥ IEEE Custom Integrated Circuits Conference. San Jose: IEEE, 2003: 589-594.
[13] ZAMEK I, ZAMEK S. Definitions of jitter measurements terms and relationships [C]∥ International Test Conference. Austin: IEEE, 2005:1-10.
[14] CHANG Yu, DAN O, CHIRS M. Jitter modeling in statistical link simulation [C]∥ IEEE International Symp on Electromagnetic Compatibility. Detroit: IEEE, 2008: 1-4.
[15] CHANG Yu, DAN O. System-level modeling and simulation of periodic jitter in high-speed links [C]∥ Electrical Performance of Electronic Packaging and Systems (EPEPS). Austin: IEEE, 2010: 117-120.
[16] KYUNG S O, LAMBRECHT F, CHANG S. Accurate system voltage and timing margin simulation in high-speed I/O system designs [J]. IEEE Transactions on Advanced Packaging, 2008, 31(4): 722-730.

[1] 许雪梅,张键洋,倪 兰,刘丽娟,邓联文,杜作娟. 高速电子系统非均匀传输线辐射问题 [J]. J4, 2013, 47(7): 1238-1245.