[1]吴贵斌, 叶志镇, 赵星, 等. 超高真空CVD选择性外延锗硅及其电学特性[J]. 浙江大学学报:工学版, 2006, 40(12): 20412043.
WU Gui-bin, YE Zhi-zhen, ZHAO Xing, et al. Electrical characteristic and selective growth of SiGe by ultrahigh vacuum chemical vapor deposition [J]. Journal of Zhejiang University: Engineering Science, 2006, 40(12): 2041-2043.
[2] MIZUNO T, TAKAGI S, SUGIYAMA N, et al. Electron and hole mobility enhancement in strained-Si MOSFET’s on SiGeoninsulator substrates fabricated by SIMOX technology [J]. IEEE Electron Device Letter, 2000, 21 (5): 230-232.
[3] LIU W, ASHEGHI M. Thermal modeling of self-heating in strained silicon MOSFETs [C]∥Proceeding of IEEE ITHERM Conference. [S. l.]: IEEE, 2004: 605.
[4] 梁俊华, 郭冰, 刘旭. 利用同质缓冲层溅射生长c轴择优取向氮化铝薄膜 [J]. 浙江大学学报:工学版, 2007, 41(9): 1512-1515.
LIAN Junhua, GUO Bing, LIU Xu. Sputtering growth of preferential c-axis-oriented aluminum nitride film using homogeneous buffer layer [J]. Journal of Zhejiang University: Engineering Science, 2007, 41(9): 1512-1515.
[5] BRESSON N, CRISTOLOVEANU S, MAZURE C, et al. Integration of buried insulators with high thermal conductivity in SOI MOSFETs: thermal properties and short channel effects [J]. Solid-State Electronics, 2005, 49(9): 1522-1528.
[6] KUMAR M J, SIVA M. The ground plane in buried oxide for controlling short-channel effects in nano scale SOI MOSFETs [J]. IEEE Transactions on Electron Devices, 2008, 55(6): 1554-1557.
[7] XIONG W, RAMKUMAR K, JANG S J, et al. Self-aligned ground-plane FD SOI MOSFET [C]∥ Proceeding of IEEE International SOI Conference. [S. l.]: IEEE, 2002: 23-24.
[8] YANAGI S, NAKAKUBO A, OMURA Y. Proposal of partialgroundplane (PGP) silicon-on-insulator (SOI) MOSFET for deep sub0-1μm channel regime [J]. IEEE Electron Device, 2001, 22(6): 278-280.
[9] VIVEK V, NAWAL S, KUMAR M J. Compact analytical thresholdvoltage model of nanoscale fully depleted strained-Si on silicon germaniumon insulator (SGOI) MOSFETs [J].IEEE Transactions on Electron Devices, 2007, 54(3): 554-562.
[10]MASETTI G, SEVERI M, SOLMI S. Modeling of carrier mobility against carrier concentration in Arsenic, Phosphorus, and Boron-doped silicon [J]. IEEE Transactions on Electron Devices, 1983, 30(7): 764-769.
[11] LOMBARDI C, MANZINI S, SAPORTO A, et al. Physically based mobility model for numerical simulation of nonplanar devices [J]. IEEE Transactions on Computer-Aided Design, 1988, 7(11): 1164-1171.
[12]李斌, 刘红侠, 袁博, 等. 应变Si/Si1-xGex n型金属氧化物半导体场效应晶体管反型层中的电子迁移率模型 [J]. 物理学报, 2011, 60(1): 017202-01-017202-05.
LI Bin, LIU Hong-xia, YUAN Bo, et al. Model of electron mobility in inverison layer of strained Si/Si1-xGex n type metal-oxidesemiconductor field-effect transistors [J]. Acta Physica Sinica, 2011, 60(1): 017202-01-017202-05.
[13] TEZUKA T, NAKAHARAI S, MORIYAMA Y, et al. Hole-mobility enhancement in Ge-rich strained SiGe-on-Insulator pMOSFETs at high temperature [J]. IEEE Transactions on Electron Devices, 2007, 54(5): 1247-1249.
[14] ZHU M, CHEN P, FU R K. Numerical study of self-heating effects of MOSFETs fabricated on SOAN substrate [J]. IEEE Transactions on Electron Devices, 2004, 51(6): 901-905.
[15] CALLEN H B.Thermodynamics and an introduction to thermostatistics [M].New York: Wiley, 1985: 107.
[16] 徐世六,谢孟贤,张正璠. SiGe微电子技术[M].北京: 国防工业出版社, 2007:75.
[17] Synopsys corporation. Sentaurus device [CP/DK].CA: Synopsys Corporation, c2008.
[18] YAZDANI K E, YANG Y Z, ASHEGHI M, et al. Ballistic phonon transport and self-heating effects in strained-silicon transistors [J]. IEEE Transactions on Components and Packaging Technology, 2006, 29(2): 254-260.
[19] CURRIE M T, LEITZ, LANGDO T A, et al. Carrier mobilities and process stability of strained Si n-and p-MOSFETs on SiGe virtual substrates [J]. Journal of Vacuum Science and Technology B, 2001, 19(6): 2268-2279.
[20] JOACHIM H O, YAMAGUCHI Y, ISHIKAWA K, et al. Simulation and two-dimensional analytical modeling of subthreshold slope in ultrathin-film SOI MOSFET’s down to 0.1 um gate length [J]. IEEE Transactions on Electron Devices, 1993, 40(10) : 1812-1817.
[21] FIEGNA C, YANG Y, SANGIORGI E, et al. Analysis of self-heating effects in ultrathin-body SOI MOSFETs by device simulation [J].IEEE Transactions on Electron Devices, 2008, 55(1): 233-244. |