Please wait a minute...
J4  2011, Vol. 45 Issue (5): 840-845    DOI: 10.3785/j.issn.1008-973X.2011.05.011
电气工程     
CMMB系统中RSSI电路设计
庄海孝1,3,马成炎1,2,叶甜春1,潘文光1,黄伟1,何晓丰1
1.中科院微电子研究所,北京 100029;2.杭州中科微电子有限公司,浙江 杭州 310053;
3.中国空间技术研究研发中心,北京 100094
Limiting amplifier and received signal strength
indicator for CMMB receiver
ZHUANG Hai-xiao1,3, MA Cheng-yan1,2, YE Tian-chun1, PAN Wen-guang1,
HUANG Wei1,HE Xiao-feng1
1. Institute of Microelectronics, China Academy of Sciences, Beijing 100029, China;
2. Hangzhou Zhongke Microelectronics Co.,Ltd , Hangzhou 310053, China;
3.Research and Development Center, CAST,Beijing 10094,China
 全文: PDF  HTML
摘要:

为了设计一款应用于中国移动多媒体广播标准(CMMB)系统射频前端的限幅器电路及场强指示器电路, 提出一种新的直流失调补偿方案, 该方案采用分段反馈原理实现限幅器内抵消直流失调部分电路的片内集成并且对直流失调量能起到有效抑制.该电路采用台集电(TSMC)0.18 μm 互补金属氧化物半导体(CMOS)工艺实现,测试结果表明,该限幅器达到64 dB的电压增益,可以对载波为5 MHz﹑带宽为9.9 MHz的中频信号进行放大;场强指示器的动态范围大于70 dB,场强检测的误差小于3 dB,符合CMMB标准接收机系统对信号强度指示电路(RSSI)电路的设计要求.

Abstract:

A highly integrated limiter and received signal strength indicator(RSSI) for CMMB receiver system was realized. In order to reduce the influence of DC offset on RSSI, a novel topology based on feedback in sections for the limiting amplifier was proposed, which is very suitable for fully integrating. The modular circuit was implemented in a TSMC standard 0.18 μm CMOS process. Measured results show that the DC offset is compensated.The proposed CMOS limiter has 64 dB voltage gain and can amplify the 5 MHz intermediate frequency signal with 9.9 MHz bandwidth under all temperature and process corner condition.The indication range is greater than 70 dB within linearity error less than ±3 dB, suitable for the RSSI applied for CMMB receiver.

出版日期: 2011-11-24
:  TN 929  
基金资助:

国家科技重大专项资助项目(2009ZX1031-002-008).

通讯作者: 马成炎,男,研究员,博导.     E-mail: machengyan@cosic.cn
作者简介: 庄海孝(1981-),男,江苏泗阳人,博士,从事射频/模拟集成电路研究.E-mail:zhuanghaixiao@tsinghua.org.cn
服务  
把本文推荐给朋友
加入引用管理器
E-mail Alert
作者相关文章  

引用本文:

庄海孝,马成炎,叶甜春,潘文光,黄伟,何晓丰. CMMB系统中RSSI电路设计[J]. J4, 2011, 45(5): 840-845.

ZHUANG Hai-xiao,MA Cheng-yan,YE Tian-chun,PAN Wen-guang,HUANG Wei,HE Xiao-feng. Limiting amplifier and received signal strength
indicator for CMMB receiver. J4, 2011, 45(5): 840-845.

链接本文:

https://www.zjujournals.com/eng/CN/10.3785/j.issn.1008-973X.2011.05.011        https://www.zjujournals.com/eng/CN/Y2011/V45/I5/840

[1] 陈殿玉, 孙伟明, 秦世才, 等. 现代光通讯中的全集成CMOS限幅器及场强指示电路[J ]. 光电子·激光, 2007, 18 (2) : 167-170.
CHEN Dianyu, SUN Weiming, QIN Shicai, et al. A fully integrated CMOS limiter and RSSI circuits for modem optical communications[J]. Journal of Optoelectronics·Laser, 2007, 18 (2) : 167-170.
[2] WU C P, TSAO H W. A 110MHz 84 dB CMOS programmable gain amplifier with integrated RSSI function [J]. IEEE Journal of SolidState Circuits, 2005, 40 (6): 1249-1258.
[3] HUANG P C, CHEN Y H, WANG C K. A 2V 107 MHz CMOS limiting amplifier/RSSI [J]. IEEE Journal of SolidState Circuit, 2005, 35(10) : 1249-1258.

[4] 郭清, 马绍宇, 黄小伟, 等. 低功耗高线性度音频SigmaDelta调制器[J]. 浙江大学学报:工学版, 2009, 43 (2): 266-270.
GUO Qing, MA Shaoyu, HUANG Xiaowei, et al. Lowpower highlinearity sigmadelta modulator for audio applications [J]. Journal of Zhejiang University: Engineering Science, 2009, 43 (2) : 266-270.
[5] REIMANN R, REIN H. Bipolar highgain limiting amplifier IC for opticalfiber receivers operating up to 4Gb/s [J]. IEEE Journal of Solid State Circuits, 1987, 22 (4): 504-511.
[6] OJAS S L. Analysis of switched capacitor common mode feedback circuit [J]. IEEE Transactions on Circuits, 2003, 50 (12): 906-917.
[7] KIMURA K. A CMOS logarithm ic IF amplifier with unbalanced source coupled pairs [J]. IEEE Journal of SolidState Circuits, 1981, 28 (1): 78-83.
[8] 王静光,马德群,洪志良. 用于蓝牙接收通道的 CMOS限幅放大器和功率指示计[J]. 应用科学学报, 2005, 23 (5) : 4782-482.
WANG Jingguang, MA Dequn, HONG Zhiliang. A CMOS limiting amplifier and received signal strength indicator for bluetooth receiver [J]. Journal of Applied Sciences, 2005, 23 (5) : 4782-482.

[1] 何晓丰 ,马成炎 ,叶甜春,王良坤 ,莫太山. 数字控制增益可配置的射频宽带放大器[J]. J4, 2012, 46(11): 1985-1990.